

US00554871A

United States Patent [19]

Yamashita et al.

(11) Patent Number: 5,554,871

[45] Date of Patent: Sep. 10, 1996

[54] SEMICONDUCTOR DEVICE HAVING MOS TRANSISTOR WITH NITROGEN DOPING

[75] Inventors: Tomohiro Yamashita; Satoshi Shimizu, both of Hyogo, Japan

[73] Assignee: Mitsubishi Denki Kabushiki Kaisha,
Tokyo, Japan

[21] Appl. No.: 483,036

[22] Filed: Jun. 7, 1995

[30] Foreign Application Priority Data

Nov. 9, 1994 [JP] Japan 6-275095

[51] Int. Cl.⁶ H01L 27/088

[52] U.S. CL. 257/336; 257/344; 257/408;
257/410; 257/411; 257/900

(58) **Field of Search** 257/408, 900,
257/336, 344, 410, 411

[56] References Cited

U.S. PATENT DOCUMENTS

5,369,297 11/1994 Kusunoki et al 257/408 X

FOREIGN PATENT DOCUMENTS

2-197135 8/1990 Japan.

2-270335 11/1990 Japan.

3-44077 2/1991 Japan.

3-87060 4/1991 Japan.

4-74440 3/1992 Japan .

5-190451 7/1993 Japan.

6037106 2/1994 Japan .

6077474 3/1994 Japan.

OTHER PUBLICATIONS

"Novel NICE (Nitrogen Implantation into CMOS Gate Electrode and Source-Drain) . . .", Kuroi et al, 1993 IEEE, pp. 325-328.

Primary Examiner—William Mintel

Attorney, Agent, or Firm—Lowe, Price, LeBlanc & Becker

[57] **ABSTRACT**

An MOS transistor capable of improving hot carrier resistance and a method of manufacturing thereof are provided. In the MOS transistor, nitrogen is introduced in a sidewall oxide film, so that a concentration distribution of nitrogen in a section perpendicular to the main surface of a semiconductor substrate in the sidewall oxide film has a peak at the interface between the semiconductor substrate and the sidewall oxide film. As a result, an interface state at the interface between the sidewall oxide film and the main surface of the semiconductor substrate is suppressed, resulting in decrease of the probability at which hot carriers are trapped in the interface state. Accordingly, the hot carrier resistance is improved.

14 Claims, 32 Drawing Sheets

